Ga2O3(Gd2O3) as Charge-Trapping Layer for Nonvolatile Memory Applications by Lai, PT et al.
Title Ga2O3(Gd2O3) as Charge-Trapping Layer for NonvolatileMemory Applications
Author(s) Huang, X; Sin, JKO; Lai, PT
Citation IEEE Transactions on Nanotechnology, 2013, v. 12, p. 157-162
Issued Date 2013
URL http://hdl.handle.net/10722/191389
Rights Creative Commons: Attribution 3.0 Hong Kong License
IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 2, MARCH 2013 157
Ga2O3(Gd2O3) as a Charge-Trapping Layer for
Nonvolatile Memory Applications
X. D. Huang, Johnny K. O. Sin, Fellow, IEEE, and P. T. Lai, Senior Member, IEEE
Abstract—The charge-trapping characteristics of Ga2 O3
(Gd2 O3 ) (denoted as GGO) with and without nitrogen incorpo-
ration were investigated based on Al/Al2 O3 / GGO/SiO2 /Si (metal-
alumina-nitride-oxide-silicon) capacitors. Compared with the ca-
pacitor without nitrogen incorporation, the one with nitrided GGO
showed a larger memory window (10 V at ±16 V, 1 s), a higher
program speed with a low gate voltage (2.2V at +8 V, 100 μs),
and a better retention property (charge loss of 9.7% after 104 s
at 125 ◦C) mainly due to higher charge-trapping efficiency of the
nitrided GGO film and the nitrogen-induced suppressed formation
of the undesirable silicate interlayer at the GGO/SiO2 interface, as
confirmed by the transmission electron microscopy and the X-ray
photoelectron spectroscopy.
Index Terms—Charge-trapping layer, Ga2 O3 (Gd2 O3 ), high-k,
nitridation, nonvolatile memory.
I. INTRODUCTION
CONVENTIONAL floating-gate flash memories withpolysilicon as a charge-storage material are approach-
ing their scaling limit mainly due to their difficulties in main-
taining a high gate coupling ratio and suppressing crosstalk
between neighboring cells. Metal-alumina-nitride-oxide-silicon
(MANOS)-type nonvolatile memories with dielectrics as a
charge-trapping layer (CTL) have been considered as a promis-
ing candidate to replace the floating-gate counterpart because
of higher reliability and stronger scaling ability. Si3N4was the
first dielectric used as the CTL. The shortcomings of Si3N4 lie
in its low dielectric constant (k ∼ 7) and small conduction-band
offset with respect to SiO2 (ΔEc = 1.2 eV), which limit contin-
ual downscaling of the cell size [1], [2]. To solve these issues,
extensive research works have been carried out to study high-
k dielectrics for substituting Si3N4 as CTL [2]–[9]. Among
various high-k dielectrics, Ga2O3(Gd2O3) (denoted as GGO,
k ∼ 14 and ΔEc ∼ 1.9 eV) is well known for its excellent
thermodynamic stability and electrical properties on Si, Ge,
and III–V compound semiconductor substrates, and is regarded
as a promising dielectric material beyond the Si technology
due to the excellent interface between GGO and high-mobility
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semiconductor substrate [10]–[13]. However, there has been
no report focusing on the GGO film as CTL for nonvolatile
memory applications so far. Moreover, nitrogen incorporation
into dielectrics can induce deep-level traps in the band-gap, im-
prove their thermal stability, and inhibit the interfacial reaction
by nitrogen passivation [1]–[6]. Therefore, based on MANOS
capacitors, this study aims to study the charge-trapping charac-
teristics of GGO films with and without nitrogen incorporation.
Experimental results demonstrated that this proposed device
with nitrided GGO as CTL showed large memory window, high
program speed, and good data retention even at 125 ◦C, all
of which indicate its high potential for high-performance non-
volatile memory applications.
II. EXPERIMENT
MANOS capacitors with an Al/Al2O3 /Ga2O3(Gd2O3)/
SiO2 /Si structure were fabricated on a p-type silicon substrate
with a resistivity of 5 ∼ 10 Ω·cm and no n+ ring implant. After
a standard Radio Corporation of America (RCA) cleaning, 2-
nm SiO2 as a tunneling layer (TL) was grown on the wafers by
thermal dry oxidation. Then, 6-nm Ga2O3(Gd2O3) film was de-
posited on the SiO2 by cosputtering Ga2O3 and Gd targets in a
mixed Ar/N2 (1/1) or pure Ar ambient with a pressure of 4.5 and
2.4 mtorr, respectively, at a substrate temperature of 20 ◦C, and
the corresponding MANOS capacitors were denoted as GGON
and GGO. The substrate was not heated during the GGO film
deposition in order to prevent the dielectric film from crystal-
lization because grain boundaries in crystalline CTL could work
as a leakage path to facilitate the charge loss, thus leading to
reliability issues [5]. Following that, 15-nm Al2O3 as a blocking
layer (BL) was deposited by means of atomic layer deposition
using trimethyl-aluminum (Al(CH3)3) and H2O as precursors
at 300 ◦C. Then, both samples went through a postdeposition
annealing in N2 ambient at 900 ◦C for 30 s. Finally, Al was
evaporated and patterned as a gate electrode with a diameter
of 100 μm, followed by a forming-gas annealing at 300 ◦C for
20 min. The completed MANOS capacitors with and without
nitrogen incorporation are shown in Fig. 1. The physical char-
acteristics of the high-k dielectric films were determined by the
transmission electron microscopy (TEM) and the X-ray pho-
toelectron spectroscopy (XPS). The Fowler–Nordheim method
was used to program/erase (P/E) the MANOS devices. All mea-
surements were carried out under a light-tight and electrically
shielded condition.
III. RESULTS AND DISSCUSSION
Fig. 1 shows the TEM cross-sectional images of the MANOS
capacitors with and without nitrogen incorporation, where the
1536-125X/$31.00 © 2012 IEEE
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Fig. 1. Cross-sectional TEM images for the MANOS capacitors with
Al/Al2 O3 /GGO(N)/SiO2 /Si. (a) Completed GGO sample. (b) Completed
GGON sample. (c) High-resolution GGO TEM image compared with (d) high-
resolution GGON TEM image.
physical thickness of the charge-trapping film for the GGO and
GGON samples is determined to be 5.6 and 6.3 nm, respectively.
Also, compared with the GGON sample, there is an obvious in-
terlayer at the GGO/SiO2 interface for the GGO sample, which
can be further confirmed by the XPS analysis. Fig. 2 shows the N
1s, Gd 4d, and O 1s spectra of the stacked GGO/SiO2 films with
and without nitrogen incorporation. The atomic content of nitro-
gen in the nitrided GGO film is determined to be 10.8% by XPS
analysis. A high nitrogen content in CTL is helpful to induce
deep traps, thus improving the charge-trapping efficiency [4].
On the other hand, the high nitrogen content in the dielectric
film can lead to the formation of metal nitride (e.g., GdN) with
conductive property [3], [14], which can enhance the leakage
of CTL thus deteriorating the dielectric quality. As shown in
Fig. 2(a), the N 1s spectrum mainly includes two peaks located
at 394.6 and 398.0 eV, which correspond to metal nitride (GdN)
and oxynitride (GdON), respectively [3]. The weak intensity of
the former peak (∼394.6 eV) indicates only a small amount of
metal nitride in the film, which is desirable for the reliability
of the memory device. The nitrogen-doping process could be
optimized further for better memory performance. For the GGO
film, the Gd 4d spectrum shows two peaks located at 143.3 eV
(Gd 4d5/2) and 149.1 eV (Gd 4d3/2) due to spin-orbit splitting.
These two peaks are similar to the Gd component in Gd2O3
(Gd 4d5/2 ∼ 143.1 eV) [15], and the 0.2 eV shift to higher
binding energy should be ascribed to the formation of silicate at
the GGO/SiO2 interface [16]. Compared with the Gd2O3 film,
the peak of the Gd 4d spectrum (Gd 4d5/2 ∼ 142.8 eV) for
the nitrided GGO film shifts to lower binding energy by 0.5 eV
mainly due to nitrogen incorporation. The formation of sili-
cate interlayer can be further confirmed by the O 1s spectrum
as shown in Fig. 2(c), where the O 1s spectrum for the GGO
one can be decomposed into three components corresponding
to GGO (∼531 eV), silicate (∼ 532 eV), and SiO2 (∼533 eV),
respectively [17]. Note that the area ratio of the O 1s component
corresponding to SiO2 and silicate is 9.6 and 3.7 for the GGON
and GGO samples, respectively, demonstrating a smaller frac-
tion of SiO2 transformed into silicate for the GGON sample
than the GGO one. This is consistent with the result from TEM
images in Fig. 1, where an obvious interlayer is observed in the
GGO sample as compared with an abrupt interface between the
CTL and SiO2 in the GGON one. The smaller silicate content
in the GGON sample than the GGO one should be ascribed
to suppressed elemental interdiffusion associated with nitrogen
Fig. 2. XPS spectrum of the stacked GGO/SiO2 films on the Si substrate with
and without nitrogen incorporation. (a) N 1s spectrum. (b) Gd 4d spectrum.
(c) O 1s spectrum (square symbol) as well as the curve-fitting lines (dashed line).
Each curve-fitting line is assumed to follow the general shape of a Lorentzian–
Gaussian function. The solid line (denoted as peak sum) denotes the convolution
of each fitted line.
incorporation [1]. This nonstoichiometric interlayer normally
has a smaller bandgap as well as more defects than the thermally
grown SiO2 TL. Consequently, an abrupt interface contributes
to good data retention properties because the charge-loss pro-
cess caused by the interlayer (e.g., trap-assisted tunneling) can
be suppressed [18].
Fig. 3 shows the P/E transient characteristics of the two
MANOS capacitors at various gate voltages VG . The GGON
sample displays higher P/E speeds than the GGO one under the
same operating conditions. For the GGO sample, it has a VFB
shift (ΔVFB , defined as ΔVFB = VFB − VF B 0 , where VFB is
the flat-band voltage under stress, and VFB0 is the flat-band
voltage of the fresh device) of 4.8 and 5.9 V at +16 V for
100 μs and 1 s, respectively. For comparison, the GGON one
shows a larger ΔVFB of 6.5 V at +16 V for 100 μs and in-
creases to 10.5 V for 1 s, demonstrating its higher program
speed and larger memory window, which are essential prerequi-
sites for multilevel cell operations [9]. The high program perfor-
mance of the GGON sample should be mainly due to its higher
charge-trapping efficiency resulting from its higher deep-level
trap density induced by nitrogen incorporation [2]–[6]. In ad-
dition, the VFB of the GGO sample tends to saturate with time
at VG from +12 to +16 V, mainly due to the dynamic balance
between electron trapping and detrapping. On the contrary, no
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Fig. 3. (a) Program transient characteristics of the MANOS capacitors with
and without nitrogen incorporation as a function of pulse width from 1 μs to
1 s at various VG . (b) Erase transient characteristics of the MANOS capacitors.
The samples are programmed at +16 V for 1 s before the erase test. The
VFB shift is defined as the difference of VFB under erase stress and the initial
VFB programmed at +16 V, 1 s. (c) Normalized C–V curves for the MANOS
capacitors under the neutral, program, and erase states. VFB was extracted from
the experimental C–V curve where the capacitance is equal to the calculated
flat-band capacitance [20]. The neutral VFB for the GGO and GGON samples
is −0.79 and −0.96 V, respectively.
saturation phenomenon is observed for the GGON sample at
VG from +12 to +16 V as shown in Fig. 3(a), further support-
ing its higher charge-trapping efficiency. Moreover, the GGON
sample still shows ΔVFB of 2.2 V even at a low gate voltage of
+8 V for 100 μs, suggesting its potential for low-voltage high-
performance memory applications. Compared with our previ-
ous sample with Al/Al2O3 /BaTiO3 /SiO2 /Si structure (denoted
as BTO, and BL/CTL/TL = 15.6 nm/10.6 nm/2.0 nm) which
was fabricated on the same Si substrate and had the similar
equivalent oxide thickness (EOT ∼ 10.8 nm) as the GGON one
(EOT ∼ 10.4 nm), the GGON sample displays lower program
speed (ΔVFB = 6.8 V at +12 V, 1 s; 10.5 V at +16, 1 s) than the
BTO one (ΔVFB = 10.6 V at +12 V, 1 s) [19]. This should be
ascribed to its lower charge-trapping efficiency resulting from
the thinner CTL (∼6.3 nm) in the GGON sample. In addition,
the higher program speed for the BTO sample indicates that
the electron supply issue and hot electrons induced by high VG
play a minor role here. Otherwise, higher VG (+16 V) for the
GGON sample would lead to higher ΔVFB than the BTO sam-
ple operating at lower VG (+12 V) because it can induce more
electron injection from the substrate. Fig. 3(b) exhibits the erase
transient characteristics of the two MANOS capacitors at vari-
ous VG, where the devices are prepared at +16 V for 1 s before
erasing. For the GGON sample, ΔVFB increases with VG and
pulse time, which is typical for memory devices. Moreover, a
large memory window of 10.0 V can be obtained at ±16 V for
1 s. On the contrary, for the GGO sample, one abnormal phe-
nomenon occurs that its ΔVFB decreases as VG increases from
−8 V to−12 V, and then breaks down as VG is up to−16 V with
a significant leakage (1.8× 10−8 and 0.39 A/cm2 at VG =−3 V
before and after the stress. For comparison, 1.5 × 10−8 and 2.9
× 10−8A/cm2 at VG = −3 V before and after the stress for the
GGON sample). Also, the higher leakage of the GGO sample
indicates its lower charge-trapping efficiency. It is also observed
that VFB erased at−18 V shifts more negatively than that of the
neutral state, indicating net holes stored in the CTL. Because of
the larger barrier height at the SiO2 /Si interface for hole tunnel-
ing (∼4.5 eV) than that for electron tunneling (∼3.2 eV), hole
injection is usually less efficient than electrons [1], [5]. The thin
tunneling oxide (∼2 nm) here is helpful for enhancing the hole
injection. Therefore, both electron detrapping and hole trapping
can happen under the erase transients. As shown later in Fig. 5,
the GGO sample displays much worse data retention than the
GGON one, suggesting that electron detrapping is much easier
for the GGO sample. Therefore, the lower erase speed of the
GGO sample should be mainly due to its lower hole-trapping
efficiency. Due to the poor charge-trapping efficiency of the
GGO sample, the increase of VG will lead to a higher elec-
trical field E across the dielectric films, thus enhancing holes
tunneling from the Si substrate into the electrode rather than
being trapped in the CTL film. This should be the reason that a
smaller ΔVFB is obtained at VG =−12 V than at VG =−8 V for
the GGO sample. The higher robustness for the GGON sample
than the GGO one should be ascribed to its suppressed forma-
tion of the defective interlayer at the CTL/SiO2 interface by
nitrogen passivation [1]. It is noted that the GGON sample with
a thinner interlayer at the CTL/SiO2 interface shows higher
trap density than the GGO one, indicating that the traps are
mainly distributed in the bulk of the charge-trapping film rather
than the interlayer. This is beneficial for the retention charac-
teristics by avoiding electrons tunneling back to the substrate.
The corresponding C − V (gate capacitance versus gate volt-
age) curves under neutral, programmed, and erased states are
shown in Fig. 3(c), where the GGON sample achieves a higher
VFB shift (10.5 V) than the GGO one (5.9 V) under the same
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Fig. 4. Endurance characteristics of the GGON and GGO samples.
operating condition (+16 V, 1 s). Moreover, the GGO sample
breaks down at VG = −16 V. For comparison, the GGON sam-
ple can endure the stress up to −18 V, demonstrating its higher
robustness against the stress. It is also observed that the C–V
curve of the GGON sample at VG =−18 V presents more severe
stretch-out characteristics than the one under the neutral state,
indicating extra interface states induced by the high stress.
Fig. 4 exhibits the endurance characteristic of the GGON
sample under a ±16-V 100-μs P/E stress. The P/E memory
window before and after 104-cycle P/E stressing is 5.3 and 6.0 V,
respectively, and no degradation of the P/E window is observed
during the repeated stressing. On the contrary, the endurance
data for the GGO sample under the same P/E stress cannot be
obtained because breakdown happens at −16 V. Moreover, for
the GGO sample under a lower P/E stress (±14 V, 100 μs), the
P/E window degrades from 2.6 to 2.0 V after a 104-cycle P/E
stressing, further demonstrating its worse endurance property
than the GGON one. It is found that both P/E VFB levels shift
downward with cycling for the GGO sample, which causes the
degradation of its memory window under the repeated P/E stress.
This should be due to electron detrapping via the stress-induced
defects [21]. Therefore, the better endurance property of the
GGON sample should be due to its more deep traps because
electrons located in deep traps are more difficult to escape from
the CTL. In addition, the suppressed formation of the defective
interlayer at the CTL/SiO2 interface by nitrogen passivation
also contributes to the enhanced hardness of the GGON sample
against the stress.
Fig. 5(a) displays the retention characteristics of the MANOS
capacitors with and without nitrogen incorporation, where the
GGON sample shows better data retention than the GGO one
over a wide temperature range from 25 to 175 ◦C (e.g., charge
loss of 9.71% versus 36.9% after 104 s at 125 ◦C). For fair
comparison, both samples are prepared with the same initial
ΔVFB (∼4.1 V). For the GGON sample, it shows a similar data
retention with a little charge loss from 25 to 125 ◦C, and then ob-
vious degradation begins as the baking temperature T is beyond
150 ◦C. For comparison, the retention data of the GGO sample
coincides well, but with severe charge loss for the whole test-
ing temperature range from 25 to 175 ◦C. The inset of Fig. 5(a)
shows the data retention of the GGON sample prepared at±16 V
for 100 μs at 85 ◦C, from which the P/E window after ten years
Fig. 5. (a) Retention characteristics of the MANOS capacitors with and with-
out nitrogen incorporation with an initial VFB shift of 4.1 V. The inset shows the
data retention of the GGON sample programmed/erased at ±16 V for 100 μs
measured at 85 ◦C. (b) Arrhenius plot of the charge-loss characteristics for
the GGON sample and (c) for the GGO sample, where kB is the Boltzmann
constant and T is the absolute temperature. (d) Energy-band diagram under the
retention mode with an electric field of +4 MV/cm across the tunneling oxide.
The interlayer acting as a medium to accelerate the charge loss is represented
by traps at the GGO/SiO2 interface.
is evaluated by extrapolation to be 3.9 V, corresponding to a
charge loss of 23.5%. On the contrary, the GGO sample cannot
achieve similar window as the GGON one (5.1 V) under high
temperature even when high VG with a long pulse width is used,
further supporting its poor charge-trapping ability. To gain more
insight on the charge-loss mechanism, the activation energy EA
extracted from the Arrhenius plot of the charge-loss rate [Qloss ,
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Fig. 6. Performance comparison of the GGON film with other typical dielec-
tric films as CTL. All the samples are operated at ±16 V, 100 μs and measured
at 85 ◦C. The charge loss is defined as (W0 −W1 )/W0 × 100%, where W0 is
the initial P/E memory window, and W1 is the P/E window after ten years.
from Fig. 4(a)] is also shown in Fig. 5(b) [8], where the GGON
sample exhibits two distinctive EA for the low-T range from 25
to 125 ◦C (0.0031–0.014 eV) and for the high-T range from 125
to 175 ◦C (0.13–0.25 eV), implying different charge-loss mech-
anisms in the low- and high-temperature ranges. On the con-
trary, the GGO sample shows only one single EA (∼0.003 eV)
for the whole temperature range from 25 to 175 ◦C as shown
in Fig. 5(c). The smaller EA (0.0031 eV–0.014 eV) suggests
that the trap-to-band (T–B) tunneling mechanism dominates the
charge loss, which is a nonthermal process and is insensitive to
temperature, while the larger EA (0.13–0.25 eV) suggests that
the charge-loss mechanism is related to a thermally activated
process in the high-T range, which can be further illustrated by
the energy-band diagram in Fig. 5(d) [22], [23]. Consequently,
the severe charge loss caused by the T–B tunneling in the GGO
sample should be due to more shallow traps in the GGO film as
well as the thinner tunneling oxide resulting from the interfa-
cial reaction at the GGO/SiO2 interface, because the tunneling
probability decreases with the tunneling path and barrier height.
In addition, the nonstoichiometric interlayer can also act as a
medium to facilitate electrons escaping from the CTL to the
substrate [18]. It is also found that the EA closely depends on
Qloss . For the GGON sample, EA with Qloss extracted at 103 ,
2800, and 104 s increases from 0.0031 to 0.014 eV in the low-T
range, and from 0.13 to 0.25 eV in the high-T range, respec-
tively. It is reported that electrons located in shallow traps are
easier to escape into the substrate, which is responsible for the
retention degradation in the early stage [24]. Therefore, thermal
energy as the driving force to accelerate charge loss has little im-
pact on the retention degradation caused by shallow traps, thus
leading to a smaller EA with Qloss extracted at earlier stage. For
the GGO sample, EA with Qloss extracted at 103 and 104 s is
0.0025 and 0.0032 eV, respectively. The smaller EA difference
for the GGO sample than the GGON one indicates that shallow
traps are dominant in the GGO film.
Fig. 6 shows the performance comparison of the GGON film
in this study with other typical dielectrics acting as CTL. All
the samples are programmed/erased at ±16 V for 100 μs and
measured at 85 ◦C. Compared with other materials, the GGON
sample shows good performance in terms of its large P/E win-
dow and excellent data retention, where its charge loss of 23.5%
is the smallest among the devices in Fig. 6, even though the tun-
neling oxide is only 2 nm thick.
IV. CONCLUSION
In summary, the charge-trapping characteristics of the
Ga2O3(Gd2O3) film with and without nitrogen incorporation are
investigated based on MANOS-type capacitors. The MANOS
capacitor with nitrided GGO as CTL shows better electrical
characteristics in terms of larger memory window, higher P/E
speeds, and better data retention than the one without nitridation.
Therefore, a Ga2O3(Gd2O3) film with nitrogen incorporation is
a promising candidate as the CTL for high-performance non-
volatile memory applications.
REFERENCES
[1] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-κ gate dielectrics:
Current status and materials properties considerations,” J. Appl. Phys.,
vol. 89, no. 10, pp. 5243–5275, May 2001.
[2] S. H. Lin, A. Chin, F. S. Yeh, and S. P. McAlister, “Good 150◦C retention
and fast erase charge-crapping-engineered memory with scaled Si3 N4 ,” in
Proc. IEEE Int. Electron Devices Meeting Tech. Dig., 2008, pp. 843–846.
[3] Y. H. Wu, L. L. Chen, Y. S. Lin, M. Y. Li, and H. C. Wu, “Nitrided tetrago-
nal ZrO2 as the charge-trapping layer for nonvolatile memory application,”
IEEE Electron Device Lett., vol. 30, no. 12, pp. 1290–1292, Dec. 2009.
[4] H. J. Yang, C. F. Cheng, W. B. Chen, S. H. Lin, F. S. Yeh, S. P. McAlister,
and A. Chin, “Comparison of MONOS memory device integrity when
using Hf1−x−y Nx Oy trapping layers with different N compositions,”
IEEE Trans. Electron Devices, vol. 55, no. 6, pp. 1417–1423, Jun. 2008.
[5] J. Y. Wu, Y. T. Chen, M. H. Lin, and T. B. Wu, “Ultrathin HfON trapping
layer for charge-trapping memory made by atomic layer deposition,” IEEE
Electron Device Lett., vol. 31, no. 9, pp. 993–995, Sep. 2010.
[6] C. Y. Tsai, T. H. Lee, C. H. Cheng, A. Chin, and H. Wang, “Highly scaled
charge-trapping layer of ZrON nonvolatile memory device with good
retention,” Appl. Phys. Lett., vol. 97, no. 21, pp. 213504-1–3, Nov. 2010.
[7] T. M. Pan and W. W. Yeh, “High-performance high-k Y2 O3 SONOS-type
flash memory,” IEEE Trans. Electron Devices, vol. 55, no. 9, pp. 2354–
2360, Sep. 2008.
[8] J. C. Wang and C. T. Lin, “CF4 plasma treatment on nanostructure
band engineered Gd2 O3 -nanocrystal nonvolatile memory,” J. Appl. Phys.,
vol. 109, no. 6, pp. 064506-1–064506-7, Mar. 2011.
[9] C. X. Zhu, Z. L. Huo, Z. G. Xu, M. H. Zhang, Q. Wang, J. Liu, S. B. Long,
and M. Liu, “Performance enhancement of multilevel cell nonvolatile
memory by using a bandgap engineered high-κ trapping layer,” Appl.
Phys. Lett., vol. 97, no. 25, pp. 253503-1–253503-3, Dec. 2010.
[10] T. S. Lay, M. Hong, J. K. Kwo, J. P. Mannaerts, W. H. Hung, and
D. J. Huang, “Energy-band parameters at the GaAs– and GaN–
Ga2 O3 (Gd2 O3 ) interfaces,” Solid-State Electron., vol. 45, no. 9,
pp. 1679–1682, Sep. 2001.
[11] C. H. Lee, T. D. Lin, L. T. Tung, M. L. Huang, and M. Hong, “Molecular
beam epitaxy grown Ga2 O3 (Gd2 O3 ) high κ dielectrics for germanium
passivation-x-ray photoelectron spectroscopy and electrical characteris-
tics,” J. Vac. Sci. Technol. B., vol. 26, no. 3, pp. 1128–1131, Oct. 2008.
[12] S. Pai, S. K. Ray, B. R. Chakraborty, S. K. Lahiri, and D. N. Bose,
“Gd2 O3 , Ga2 O3 (Gd2 O3 ), Y2 O3 , and Ga2 O3 , as high-k gate dielectrics
on SiGe: A comparative study,” J. Appl. Phys., vol. 90, no. 8, pp. 4103–
4107, Sep. 2001.
[13] F. Ren, M. Hong, S. N. G. Zhu, M. A. Marcus, and M. J. Schurman, “Ef-
fect of temperature on Ga2 O3 (Gd2 O3 )/GaN metal–oxide–semiconductor
field-effect transistors,” Appl. Phys. Lett., vol. 73, no. 26, pp. 3893–3895,
Oct. 1998.
[14] C. M. Aerts, P. Strange, M. Horne, W. M. Temmermann, Z. Szotek, and
A. Svane, “Half-metallic to insulating behavior of rare-earth nitrides,”
Phys. Rev. B, vol. 69, no. 4, pp. 045115-1–045115-6, Jan. 2004.
[15] W. D. Xiao, Q. L. Guo, Q. K. Xue, and E. G. Wang, “Gd on GaN(0001)
surface: Growth, interaction, and Fermi level movement,” J. Appl. Phys.,
vol. 94, no. 8, pp. 4847–4852, Jun. 2003.
162 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 12, NO. 2, MARCH 2013
[16] J. J. Chambers and G. N. Parsons, “Physical and electrical characterization
of ultrathin yttrium silicate insulators on silicon,” J. Appl. Phys., vol. 90,
no. 2, pp. 918–933, Apr. 2001.
[17] M. H. Cho, D. W. Moon, S. A. Park, Y. S. Rho, Y. K. Kim, K. Jeong,
C. H. Chang, J. H. Gu, J. H. Lee, and S. Y. Choi, “Enhanced thermal
stability of high-dielectric Gd2 O3 films using ZrO2 incorporation,” Appl.
Phys. Lett., vol. 84, no. 5, pp. 678–680, Nov. 2004.
[18] C. H. Lin and Y. Kuo, “Nanocrystalline ruthenium oxide embedded
zirconium-doped hafnium oxide high-k nonvolatile memories,” J. Appl.
Phys., vol. 110, no. 2, pp. 024101-1–024101-6, Jul. 2011.
[19] X. D. Huang, P. T. Lai, Johnny, and K. O. Sin, “BaTiO3 as charge-
trapping layer for nonvolatile memory applications,” Solid State Electron.,
vol. 79, pp. 285–269, Jan. 2013.
[20] Z. Q. Liu, S. Y. Chiam, W. K. Chim, J. S. Pan, and C. M. Ng, “Thermal
stability improvement of the lanthanum aluminate/silicon interface using
a thin yttrium interlayer,” J. Electrochem. Soc., vol. 157, no. 12, pp. G250–
G257, Oct. 2010.
[21] X. D. Huang, P. T. Lai, L. Liu, and J. P. Xu, “Nitrided SrTiO3 as charge-
trapping layer for nonvolatile memory applications,” Appl. Phys. Lett.,
vol. 98, no. 24, pp. 242905-1–242905-3, Jun. 2011.
[22] Y. Liu, S. Tang, and S. K. Banerjee, “Tunnel oxide thickness dependence
of activation energy for retention time in SiGe quantum dot flash memory,”
Appl. Phys. Lett., vol. 88, no. 21, pp. 213504-1–213504-3, May 2006.
[23] Y. Wang and M. H. White, “An analytical retention model for SONOS
nonvolatile memory devices in the excess electron state,” Solid-State Elec-
tron., vol. 49, no. 1, pp. 97–107, Jun. 2005.
[24] Y. C. Lien, J. M. Shieh, W. H. Huang, C. H. Tu, C. Wang, C. H. Shen,
B. T. Dai, C. L. Pan, C. Hu, and F. L. Yang, “Tunnel oxide thickness
dependence of activation energy for retention time in SiGe quantum dot
flash memory,” Appl. Phys. Lett., vol. 100, no. 14, pp. 143501-1–143501-
3, Apr. 2012.
X. D. Huang received the B.Eng. and M.Eng. de-
grees from Southeast University, Nanjing, China, in
2005 and 2008, respectively. He is currently working
toward the Ph.D. degree in the Department of Elec-
trical and Electronic Engineering, the University of
Hong Kong, Hong Kong.
His research interest includes high-k dielectrics
combined with their applications in MOS devices.
Johnny K. O. Sin (S’79–M’88–SM’96–F’12) was
born in Hong Kong. He received the B.A.Sc.,
M.A.Sc., and Ph.D. degrees in electrical engineer-
ing from the University of Toronto, Toronto, ON,
Canada, in 1981, 1983, and 1988, respectively.
From 1988 to 1991, he was a Senior Member of
the research staff of Philips Laboratories, NY. In Au-
gust 1991, he joined the Department of Electronic and
Computer Engineering, the Hong Kong University of
Science and Technology (HKUST), Kowloon, Hong
Kong, where he has been a Full Professor since 2001.
He is one of the founding members of the department and has served as the
Director of the Undergraduate Studies Program in the department from 1998 to
2004. He is currently the Director of the Nanoelectronics Fabrication Facili-
ties and the Semiconductor Product Analysis and Design Enhancement Center,
HKUST. He is the holder of 13 patents, and the author of more than 260 papers
in technical journals and refereed conference proceedings. His research interests
include microelectronic and nanoelectronic devices and fabrication technology,
particularly novel power semiconductor devices and ICs, and system-on-a-chip
applications using power transistors, silicon-on-insulator radio-frequency de-
vices, and integrated magnetic devices.
Dr. Sin was an Editor for the IEEE ELECTRON DEVICE LETTERS from 1998 to
2010. He was an elected member of the IEEE Electron Devices Society Ad-
ministrative Committee from 2002 to 2005 and is a member of the IEEE EDS
Power Devices and IC’s Technical Committee. He is also a Technical Committee
member of the IEEE International Symposium on Power Semiconductor De-
vices and IC’s. He received the Teaching Excellence Appreciation Award from
the School of Engineering, HKUST, in Fall 1998. He is a Fellow of the IEEE
for contributions to the design and commercialization of power semiconductor
devices.
P. T. Lai (M’90–SM’04) received the B.Sc. (Eng.) de-
gree from the University of Hong Kong, Hong Kong,
in 1981, and received the Ph.D. degree in the de-
sign of small-sized MOS transistor with emphasis on
narrow-channel effects from the University of Hong
Kong, Hong Kong, in 1985. The work involved the
development of both analytical and numerical mod-
els, the study of this effect in relation to different
isolation structures, and the development of efficient
numerical algorithms for device simulation.
He was a Postdoctoral Fellow with the Univer-
sity of Toronto, Toronto, ON, Canada. He proposed and implemented a novel
self-aligned structure for bipolar transistor and designed and implemented an ad-
vanced polyemitter bipolar process with emphasis on self-alignment and trench
isolation. He is currently with the Department of Electrical and Electronic En-
gineering, the University of Hong Kong. His current research interests include
thin gate dielectrics for FET devices based on Si, SiC, GaN, Ge, and organics
and on microsensors for detecting gases, heat, light, and flow.
